- 1 PREPARED FOR SUBMISSION TO JINST
- ² TOPICAL WORKSHOP ON ELECTRONICS FOR PARTICLE PHYSICS,
- 3 26-30 SEPTEMBER 2016
- 4 KARLSRUHE, GERMANY

The next generation Front-End Controller for the Phase-I

Upgrade of the CMS Hadron Calorimeters

- 7 F. Costanza,^{*a*,1} U. Beherens,^{*a*} A. Campbell,^{*a*} T. Karakaya,^{*a*} I. Martens,^{*a*}
- ⁸ I.A. Melzer-Pellmann,^a M.O. Sahin^a
- 9 *aDESY*,
- 10 Notkestrasse 85, Germany
- *E-mail:* francesco.costanza@cern.ch

ABSTRACT: The ngFEC (next generation Front-End Controller) is the system responsible for slow 12 and fast control within the Phase-I Upgrade of the CMS Hadron Calorimeters. It is based on 13 the FC7, a μ TCA compatible Advanced Mezzanine Card developed at CERN and built around the 14 Xilinx Kintex[®]-7 FPGA. The ngFEC decodes the 40.0788 MHz LHC clock and the synchronization 15 signals received from the backplane and distributes them to the front-end electronics through six 16 GBT links. The latency of the fast control signals is fixed across power cycles. Even if the direct 17 link to a front-end module is broken, a redundancy scheme ensures a successful communication 18 using the link to the neighboring front-end module. Thanks to the ngFEC all front-end modules can 19 be remotely programmed using the JTAG standard protocol. The CCM server software interfaces 20 the ngFEC to the Detector Control System which constantly monitors voltages and temperatures on 21 the front-end electronics. This document reviews the characteristics and the development status of 22

- ²³ the ngFEC.
- 24 KEYWORDS: Detector control systems (detector and experiment monitoring and slow-control sys-
- tems, architecture, hardware, algorithms, databases); Control and monitor systems online.

¹Corresponding author.

1 Contents

2	1	Introduction	1
3	2	The next generation Front-End Controller	2
4		2.1 The control link error detection module	3
5	3	Irradiation test at CHARM	4
6	4	Conclusions	5

7 1 Introduction

The luminosity upgrade of the Large Hadron Collider (LHC) requires the experiments placed at its
 interaction points to improve their subsystems in order to preserve physics performance in a harsher
 operational environment.

The Phase-I Upgrade of the Compact Muon Solenoid (CMS) Detector is outlined in [1]. In 11 particular, the Phase-I Upgrade of the CMS Hadroninc Caloremeter (HCAL) [2] is designed to ob-12 tain improved performance with large numbers of pileup events by an increased depth-segmentation 13 and new capabilities for anomalous background rejection. The current hybrid photodiodes installed 14 in the HCAL Barrel (HB) and EndCap (HE) will be replaced by silicon photomultipliers which 15 guarantee a higher signal-to-noise ratio. The single-channel phototubes of the Forward Hadron 16 Calorimeter (HF) will be replaced by multi-anode phototubes operated in a dual-anode configu-17 ration. The readout electronics will also be replaced by new charge-integrating ADCs with an 18 integrated TDC. The upgraded raw data rate from the front-end will be increased to 4.8 Gbps. 19

In order to meet the more demanding requirements coming from the new front-end electronics, the HCAL control system is also going to be upgraded by replacing the VME [3] to the μ TCA [4] standard and by replacing/redesigning software and firmware which will add new capabilities and improve its reliability and performance.

The ngFEC (next generation Front-End Control) system distributes the LHC clock to the frontend and manages the control link between the front-end modules and the CMS Detector Control System. Each ngFEC μ TCA crate consists of an AMC13 board [5], a μ TCA carrier hub (MCH), two redundant power supplies and up to twelve FC7 (FMC carrier - Xilinx Series 7) boards [6]. The AMC13 recovers the LHC clock from the Trigger Timing and Control (TTC) system and sends it to the FC7s through the backplane. The Crate Control Module (CCM) server forms the slow commands and sends them to the FC7s through an Ethernet connection to the MCH.

In this document, Sec. 2 reviews the latest design of the ngFEC system. The results of the radiation tolerance test [7] performed on the Phase-I Upgrade HCAL electronics at the CHARM facility [8] are reported in Sec. 3. The ngFEC status, the installation plan and conclusions are presented in Sec. 4.

2 The next generation Front-End Controller

² The ngFEC is the system responsible for the slow and fast control of the Phase-I upgrade of the CMS

³ hadron caloremeters. The ngFEC will be located in the CMS counting room and it was developed

⁴ to meet the following requirements [2]:

- ability to receive fast control signals from the present TTC system and flexibility to accommodate its future developments;
- ability to distribute TTC signals identically to all front-end crates within each HCAL partition;
- ability to merge fast control and slow control over the same bidirectional optical link used to communicate with the front-end;
- maintain a fixed latency of the fast control signals across power cycles and across identical
 ngFEC channels;
- ability to make use of the front-end redundancy scheme.

An earlier implementation of the ngFEC has been documented in [9]. Since then, the GLIB

¹⁴ board [10] has been replaced with the more powerful FC7. The FC7 was developed at CERN and it

is a flexible, μ TCA compatible AMC for generic data acquisition/control applications built around

¹⁶ the Xilinx Kintex[®]-7 FPGA [11].



Figure 1. Block diagram of the ngFEC system.

¹⁷ The general layout of the upgraded HCAL control system is shown in Fig. 1. The LHC clock

¹⁸ and the fast controls are delivered by the TTC system to the AMC13 board in the ngFEC crate

¹⁹ through an optical link. The AMC13, located in the secondary MCH slot, recovers the TTC signals

within the μ TCA crate. In this option, the TTC transmission through the backplane is done through 2 standard I/O buffers and not through SerDes, and this ensures that no latency variations are added 3 to the TTC in this part of the system. The CCM Server configures the front-end modules, reads the debugging and sensor information 5 (temperature, voltage, etc) and drives the manual controls like reset signals. The CCM Server forms 6 slow control commands and sends them to the ngFECs through the IPBUS protocol [12] as required by the CMS Upgrade Working Group. The commands are stored in 96 kb dual port RAM blocks, 8 which allows the CCM server to issue several commands at the same time reducing the effect of the 9 Ethernet connection latency. 10 The ngFEC communicates with the next generation Crate Control Module (ngCCM) [13, 14] 11 via GBT protocol [15, 16] through fiber connections. The implemented GBT protocol uses the so-12

and distributes them to the ngFEC boards through the backplane exploiting its privileged position

called "GBT-Frame" error detection with the Reed-Solomon (RS) forward error corrections, which
allows to correct up to 16 consecutive bit errors ensuring a reliable communication at 4.8 Gbps. In
the 84-bits GBT word, one bit is reserved for each I²C master and all the masters share the same
I²C clock. This allows to maintain a simultaneous and independent 100 KHz communication with
each I²C slave merging fast and slow controls on the same link. Furthermore, the ngFEC is now
able to remotely program the Igloo2 [17] FPGAs on the QIE and on the ngCCM boards using the

¹⁹ standard JTAG protocol [18].

A block diagram of a single $I^2C/JTAG$ line for the ngFEC-FC7 is outlined in Fig. 2. Each ngFEC can drive up to seven control links to just as many front-end crates.



Figure 2. Block diagram of a single $I^2C/JTAG$ line for the ngFEC-FC7.

22 2.1 The control link error detection module

The communication between back-end and front-end modules must be reliable to ensure continuous operation and monitoring. For this purpose, in addition to the RS forward error correction module contained in the GBT protocol, a bit error rate (BER) detection module was designed and

²⁶ implemented on both side of the link to check the communication quality.

The BER detection module adopted by both ngFEC and ngCCM, consists of a Pseudo-Random

²⁸ Binary Sequence (PRBS) generator and a generic error detection module. The PRBS implemen-

tation for HF (HB/HE) generates a 23(20)-bit sequence which is included in the payload of the control link. The received sequence is used by the PRBS module to generate the expected subse-

³¹ quent sequence under the assumption of an error-free communication. Any difference between the

received and the expected sequence would indicate the presence of a communication error that the
 RS algorithm was not able to correct.

The BER detection module is one of the key ingredients that allowed to precisely assess the quality of the ngFEC-ngCCM bidirectional link during the radiation tolerance test of the front-end electronics as described in the following section.

6 3 Irradiation test at CHARM

The CMS HCAL group carried out a radiation tolerance test [7] for the Phase-I Upgrade of the HF, HE and HB front-end electronics from October the 21st to the 28th, 2015 at the CHARM facility [8] located at CERN. At CHARM, bunches from the 24 GeV proton beam of the CERN Proton Synchrotron are sent on one of three different targets (aluminum sieve, solid aluminum, and solid copper) to create a mixed radiation environment.

Two systems were irradiated: the former consisting of one HF crate containing two HF QIE cards and one HF-ngCCM card; the latter consisting of one HE readout module containing two HE QIE cards. Both HF and HE front-end electronics employ radiation tolerant FPGAs such as Igloo2 [17] and ProASIC3(L) [19] from Microsemi. Together, the two irradiated systems feature fifteen 5 Gbps lines and one 4.8 Gbps bidirectional line. Only the HF control-link stability test is discussed in what follows, further tests on HF and HE QIE cards can be found in [7]. The back-end electronics used for the test is similar to the back-end electronics for the Phase-I

¹⁹ Upgrade of CMS HCAL described above. The back-end electronics was located in an area at ²⁰ CHARM without ionizing radiation. An AMC13 was used to receive the input clock at the nominal

LHC clock frequency of 40.0788 MHz and distribute it to an ngFEC sitting in the same μ TCA crate. The crate was connected to a computer running the CCM server and crate monitoring software.

The crate was connected to a computer running the CCM server and crate monitoring software. The ngFEC was used to control the front-end electronics. The serial bidirectional link between

²³ The ngFEC was used to control the front-end electronics. The serial bidirectional link between ²⁴ the ngFEC and the HF-ngCCM was established through single mode optical fibers with an SFP+

²⁵ FTLX1370W3BTL transceiver from Finisar on the ngFEC side and a Single Mode VersaLink

²⁶ Transceiver (VTRx) from CERN on the HF-ngCCM side. The GBT with RS error correction was

²⁷ used as communication protocol.

A first run was performed to check the link stability in case the front-end is not exposed to radiation. The system was run under such condition during the whole week preceding the radiation test and no PRBS errors were observed.

³¹ During the test at CHARM, a total of seven runs were recorded: three runs were taken using ³² the aluminum sieve target and the remaining four with the copper target, which produces a stronger ³³ radiation environment. The number of PRBS errors on the ngCCM→ngFEC link were logged ³⁴ once every two minutes. According to this time resolution, the pattern errors occurred in bursts of ³⁵ maximum 2000 rather than increasing constantly. Figure 3 shows the cross section of PRBS error ³⁶ burst occurrences as calculated from Eq. 3.1:

PRBS error cross-section =
$$\frac{\text{Num. of error bursts}}{\int \mathcal{F}_{HEH}}$$
 (3.1)

³⁷ where \mathcal{F}_{HEH} is the flux of charged hadrons with energy greater than 20 GeV. As can be observed ³⁸ in Fig. 3, the PRBS cross section depends on the radiation level, but it does not depend on the ³⁹ integrated desc(absreed badron flux)

³⁹ integrated dose/charged hadron flux.



Figure 3. Error cross section as a function of the integrated HEH flux.

As for the ngFEC→ngCCM link, the error detection module did not detect any PRBS error during stable operations.

³ Is it important to note that the test herein described is the first irradiation test on a readout

4 system that combines a VTRx module and the GBT protocol with the RS error correction.

5 4 Conclusions

6 The control system of the CMS HCAL Phase-I upgrade, provided with a modern and powerful hard-

⁷ ware, new firmware and software, is faster, more reliable and it is equipped with more functionalities
⁸ than the current legacy control system.

Each ngFEC FC7 can simultaneously drive fast signals and slow controls to 15 (12) I²C slaves for each of its six links to the HF (HB/HE) ngCCMs. Furthermore, the ngFEC FC7 exploits the front-end redundant scheme and can remotely program the Igloo2 FPGAs on the front-end electronics via the JTAG protocol, increasing the possibility of recovery from operational failures. The system has been tested in three test stands (CERN, DESY, and FNAL), in dedicated irradiation tests performed at the CHARM facility, and with real proton-proton collisions at CMS.

¹⁵ The installation of the HF and HE subsystem is foreseen during LHC EYETS 2016/17.

16 Acknowledgments

17 We would like to thank the organizers for the very fruitful workshop and the Deutsches Elektronen-

¹⁸ *Synchrotron* for the financial support.

1 References

- [1] CMS collaboration, *Technical proposal for the upgrade of the CMS detector through 2020*,
 CERN-LHCC-2011-006.
- [2] CMS Collaboration, CMS Technical Design Report for the Phase 1 Upgrade of the Hadron
 5 Calorimeter, CERN-LHCC-2012-015.
- [3] ANSI/VITA, ANSI/VITA, ANSI/VITA 1-1994, VME64 standard, available from
 http://www.vita.com.
- 8 [4] Micro telecommunications computing architecture base specification R1:0, available from
 9 https://www.picmg.org
- [5] E. Hazen et al., *The AMC13XG: a new generation clock/timing/DAQ module for CMS MicroTCA*,
 2013 *JINST* 8 C12036.
- [6] M. Pesaresi, et al., *The FC7 AMC for Generic DAQ and Control Applications in CMS*,
 2015 *JINST* 10 C03036.
- [7] T. Grassi et al., *Irradiation test of the HCAL Forward and Endcap upgrade electronics at the CHARM facility at CERN*, CERN-OPEN-2016-001.
- [8] Radiation To Electronic (R2E) Charm Facility, http://charm.web.cern.ch/charm/.
- [9] M. O. Sahin et al., *The CMS hadron calorimeter detector control system upgrade*,
 2015 *JINST* 10 C04029.
- [10] P. Vichoudis et al., *The Gigabit Link Interface Board (GLIB) ecosystem*,
 2013 JINST 8 C03012
- [11] *Kintex*[®]-7 *FPGA overview and specifications*, available from
 https://www.xilinx.com/products/silicon-devices/fpga/kintex-7.html
- [12] C. Ghabrous Larrea et al., *IPbus: a flexible Ethernet-based control system for xTCA hardware*,
 2015 *JINST* 10 C02019.
- ²⁵ [13] *HF ngCCM specifications*, available from
- ²⁶ https://cms-docdb.cern.ch/cgi-bin/PublicDocDB/ShowDocument?docid=12632.
- [14] HB/HE ngCCM prototype specifications, available from
 https://cms-docdb.cern.ch/cgi-bin/PublicDocDB/ShowDocument?docid=3107.
- ²⁹ [15] P. Moreira et al., *The GBT project*, CERN-2009-006.342.
- [16] S. Baron et al., *Implementing the GBT data transmission protocol in FPGAs*, in proceedings of the
 Topical Workshop on Electronics for Particle Physics (TWEPP-09), Paris, France, 21-25 Sep. 2009,
 pg. 631-635, CERN-2009-06.
- ³³ [17] *IGLOO2 FPGA overview and specifications*, available from
- ³⁴ http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga.
- [18] *IEEE Standard for Test Access Port and Boundary-Scan Architecture*, IEEE Std 1149.1-2013
 (Revision of IEEE Std 1149.1-2001), 10.1109/IEEESTD.2013.6515989.
- ³⁷ [19] ProASIC3L FPGA overview and specifications, available from
- ³⁸ http://www.microsemi.com/products/fpga-soc/fpga/proasic31