


VhldDel scan


A. Petrukhin, D. Pitzl (DESY)

Chip xdb CtrlReg 4





**Aout vs VwllPr and VhldDel. Working point at DESY:
VwllPr=60, VwllSh=60, VhldDel=250, Vcal=200, CtrlReg 4.**

Chip xdb CtrlReg 4




**Aout vs VwllPr and VhldDel. Working point at DESY:
VwllPr=60, VwllSh=60, VhldDel=250, Vcal=200, CtrlReg 4.**

Sample and hold timing xdb




- One pixel, CtrlReg 4
- Change V_{cal} from 50 to 250
- $V_{hldDel} = 250$ is a compromise ?

Sample and hold timing xdb




- One pixel, CtrlReg 4
- Change V_{wllPr} from 25 to 250 with $step=25$. $V_{wllSh}=60$, $V_{cal}=200$

Sample and hold timing xdb




- One pixel, CtrlReg 4
- Change V_{wllSh} from 25 to 250 with $step=25$. $V_{wllPr}=60$, $V_{cal}=200$

Sample and hold timing xdb



- One pixel, CtrlReg 4
- Change V_{wllPr} and V_{wllSh} from 25 to 250 with step=25. $V_{cal}=200$


Sample and hold timing xdb



- One pixel, CtrlReg 4
- Change VwllPr and VwllSh from 25 to 250 with step=25. Vcal=50


VwllSh & VwllPr

Chip 10 CtrlReg 0





**Aout vs VwllPr and VhldDel. Working point at DESY:
VwllPr=35, VwllSh=35, VhldDel=162, Vcal=200, CtrlReg=0.**

Chip 10 CtrlReg 0



**Aout vs VwllPr and VhldDel. Working point at DESY:
VwllPr=35, VwllSh=35, VhldDel=162, Vcal=200, CtrlReg=0.**


Sample and hold timing Chip 10



- One pixel, **CtrlReg 0**
- A_{out} vs V_{hldDel}


V_{cal}

Chip 10 CtrlReg 4





**Aout vs VwllPr and VhldDel. Working point at DESY:
VwllPr=35, VwllSh=35, VhldDel=162, Vcal=200.**

Chip 10 CtrlReg 4



**Aout vs VwllPr and VhldDel. Working point at DESY:
VwllPr=35, VwllSh=35, VhldDel=162, Vcal=200.**

Sample and hold timing Chip 10



- One pixel, CtrlReg 4
- Aout vs VhldDel

Summary

- CtrlReg 4: xdb ROC shows saturation for VhldDel DAC. ROC 10 (old type, sensor) also saturated but for high Vcal only
- Test for the xdb ROC is done with CtrlReg 4 only
- Proposal for the new working point: VwllPr=200, VwllSh=200, VhldDel=200 ?
- Working point (done with 'Pretest') is correct for both CtrlReg's for the old ROC